Yves Van Eijs
Digital Design And Verification Engineer @ ASML
About Yves Van Eijs
Yves Van Eijs is a Digital Design and Verification Engineer currently employed at ASML, where he has worked since 2018. He has extensive experience in FPGA design and verification, having held various engineering roles at notable companies such as Intel Corporation, Philips Innovation Services, and Bosch Security Systems.