Pete Pollino
Principal Engineer Asic/Layout Design @ Infineon Technologies
About Pete Pollino
Pete Pollino is a Principal Engineer specializing in ASIC/Layout Design at Infineon Technologies, where he has worked since 2015. He has over a decade of experience in integrated circuit layout design, having previously held positions at Analog Devices, On Semiconductor Corp, and International Rectifier.